Performance Study of the Modified Fast Serial Parallel Multiplier with RECO Technique. | ||||
| MEJ- Mansoura Engineering Journal | ||||
| Article 2, Volume 19, Issue 3, September 1994, Page 112-122 PDF (561.07 K) | ||||
| Document Type: Research Studies | ||||
| DOI: 10.21608/bfemu.2021.164285 | ||||
 View on SCiNiTO | ||||
| Authors | ||||
| Ali Ibrahim El-Desoky* 1; Aida Abd El-Gawad2; Yasser Hassan El-Sheshnagy3 | ||||
| 1Professor of Computer & Control Engineering Department., Faculty of Engineering., El-Mansoura University., Mansoura., Egypt. | ||||
| 2Assistant Professor of Computer & Control Engineering Department., Faculty of Engineering.,El-Mansoura University., Mansoura., Egypt. | ||||
| 3VTMS division Transit Department., Suez Canal Authority., Ismailia., Egypt. | ||||
| Abstract | ||||
| This paper studies the speed and hardware performance of the modified fast serial-parallel (MFSP) multiplier with concurrent error detection (CED) by REcomputing with Circularly shifted Operands (RECO) technique. The MFSP multiplier has been proposed primarily to increase the speed of the fast serial parallel (FSP)multiplier by using fast parallel adder instead of the parallel ripple carry adder. This multiplier can be used for VLSI when the chip size is limited for high speed applications. By using RECO technique for CED applied to the MFSP multiplier, the copmromise between suitable error coverage, small error latency , suitable multiplication speed improvement and low hardware over-head as possible is expected. This multiplier is suitable for VLSI and can be used efficiently In digital signal processing (DSP) applications. Speed and hardware comparisons to the carry save-add shift (CSAS) multiplier with and without RECO technique are also made. | ||||
|
Statistics Article View: 57 PDF Download: 148 |
||||
