AN IMPLEMENTATION OF THE RUN-LENGTH ENCODE ALGORITHM USING FPGA
Salama, G., Hassan, F., Sharrawy, M., Bahy, R. (2011). AN IMPLEMENTATION OF THE RUN-LENGTH ENCODE ALGORITHM USING FPGA. EKB Journal Management System, 11(ASAT Conference, 17-19 May 2005), 947-954. doi: 10.21608/asat.2011.27208
Gouda I. Salama; Fawzy ELtohamy Hassan; M. Sharrawy; Ramy M. Bahy. "AN IMPLEMENTATION OF THE RUN-LENGTH ENCODE ALGORITHM USING FPGA". EKB Journal Management System, 11, ASAT Conference, 17-19 May 2005, 2011, 947-954. doi: 10.21608/asat.2011.27208
Salama, G., Hassan, F., Sharrawy, M., Bahy, R. (2011). 'AN IMPLEMENTATION OF THE RUN-LENGTH ENCODE ALGORITHM USING FPGA', EKB Journal Management System, 11(ASAT Conference, 17-19 May 2005), pp. 947-954. doi: 10.21608/asat.2011.27208
Salama, G., Hassan, F., Sharrawy, M., Bahy, R. AN IMPLEMENTATION OF THE RUN-LENGTH ENCODE ALGORITHM USING FPGA. EKB Journal Management System, 2011; 11(ASAT Conference, 17-19 May 2005): 947-954. doi: 10.21608/asat.2011.27208

AN IMPLEMENTATION OF THE RUN-LENGTH ENCODE ALGORITHM USING FPGA

International Conference on Aerospace Sciences and Aviation Technology
Article 59, Volume 11, ASAT Conference, 17-19 May 2005, May 2011, Page 947-954  XML PDF (1.3 MB)
Document Type: Original Article
DOI: 10.21608/asat.2011.27208
View on SCiNiTO View on SCiNiTO
Authors
Gouda I. Salama1; Fawzy ELtohamy Hassan1; M. Sharrawy2; Ramy M. Bahy1
1Egyptian Armed Forces.
2Faculty of Computers and Information, Helwan University, Egypt.
Abstract
This paper presents a real time implementation of Run-Length Encode (RLE) using FPGA as one of image compression algorithms. The RLE algorithm can be implemented either on commercial DSP or as an ASIC but due to the huge development in the FPGA field, it is recommended to use the FPGA technology. The design steps from design entry to files which are needed for the download process are developed.
Keywords
Run-Length Encode; FPGA; Image compression
Statistics
Article View: 97
PDF Download: 740