Direct mapping of digital PID control algorithm to a custom FPGAbased MPSoC, the parallel digital PID (PDPID) controller | ||||
| The International Conference on Electrical Engineering | ||||
| Article 5, Volume 8, 8th International Conference on Electrical Engineering ICEENG 2012, May 2012, Page 1-10 PDF (327.16 K) | ||||
| Document Type: Original Article | ||||
| DOI: 10.21608/iceeng.2012.30572 | ||||
 View on SCiNiTO | ||||
| Authors | ||||
| Mohamed Moanes; Hassan A. Youness; Mahmoud Khaled | ||||
| Faculty of Engineering, Minia University, Egypt. | ||||
| Abstract | ||||
| New applications of digital embedded control systems require more advanced techniques that can fulfill increasing control requirements and to meet control constraints, such as reaching RT deadlines, while trying to achieve additional tasks like auto-tuning of the parameters of control algorithm, conducting diagnostic-based operations or executing a fault-tolerance algorithm. Hence, Multiprocessors System on Chip (MPSoC) has been proposed as a promising solution. The main purpose of this paper is to put a step towards enhancing the legacy digital PID control algorithm by exploiting its inherent parallelism. We propose a direct-mapping design of the sequential digital PID to a custom Quad-Core Master-Slave MPSoC design, built-up using an enhanced FPGA Soft-Core microcontroller. | ||||
| Keywords | ||||
| MPSoC; Embedded Control Systems and FPGA | ||||
|
Statistics Article View: 133 PDF Download: 119 |
||||
