VLSI DESIGN OF DIGITAL CORRELATORS FOR GPS RECEIVERS
M., B., M., A., F., R. (2003). VLSI DESIGN OF DIGITAL CORRELATORS FOR GPS RECEIVERS. EKB Journal Management System, 10(10th International Conference On Aerospace Sciences & Aviation Technology), 863-879. doi: 10.21608/asat.2001.59742
Bahnas M.; Al-Imam M.; Regale H. F.. "VLSI DESIGN OF DIGITAL CORRELATORS FOR GPS RECEIVERS". EKB Journal Management System, 10, 10th International Conference On Aerospace Sciences & Aviation Technology, 2003, 863-879. doi: 10.21608/asat.2001.59742
M., B., M., A., F., R. (2003). 'VLSI DESIGN OF DIGITAL CORRELATORS FOR GPS RECEIVERS', EKB Journal Management System, 10(10th International Conference On Aerospace Sciences & Aviation Technology), pp. 863-879. doi: 10.21608/asat.2001.59742
M., B., M., A., F., R. VLSI DESIGN OF DIGITAL CORRELATORS FOR GPS RECEIVERS. EKB Journal Management System, 2003; 10(10th International Conference On Aerospace Sciences & Aviation Technology): 863-879. doi: 10.21608/asat.2001.59742

VLSI DESIGN OF DIGITAL CORRELATORS FOR GPS RECEIVERS

International Conference on Aerospace Sciences and Aviation Technology
Article 96, Volume 10, 10th International Conference On Aerospace Sciences & Aviation Technology, May 2003, Page 863-879  XML PDF (2.12 MB)
Document Type: Original Article
DOI: 10.21608/asat.2001.59742
View on SCiNiTO View on SCiNiTO
Authors
Bahnas M.1; Al-Imam M.2; Regale H. F.3
1IC Design Consultant, Mentor Graphics Egypt, Cairo, Egypt.
2Graduate, Electronics & Communications Engineering Dept., Ain Shams Univ., Egypt.
3Professor, Electronics & Communications Engineering Dept., Ain Shams Univ., Egypt.
Abstract
There are an increasing number of applications requiring precise relative position and clock-offset information. The Global Positioning System has demonstrated precise and drift free position and timing information using Code-Division-Multiple-Access (CDMA) spread spectrum technology. From the most interesting applications are the navigation and guidance, they are severely needed in the aviation field. .Detecting this accurately with no aid or dependence on anybody is an achieving step towards increasing the safety factors in the plane flights besides many other applications. This paper explores the GPS system as a whole, then targets to a certain objective. The main objective is to make a VLSI design and implementation for the main digital baseband block in the GPS receiver, the Digital Correlator. We designed 3 architectures, which are the serial, parallel and hybrid Correlators. Each of the serial and the parallel has pros & cons, which are discussed in details. There is a trade-off between the preferred small chip area and the quick response of the GPS receiver to its related stimulus. We finally reached to an optimized design gathering some advantages of both of them, the hybrid correlator. Using Mentor Graphics tools, the design is implemented in ASIC layout and FPGA chip.
Keywords
Global Positioning system; VLSI; guidance; navigation; Aviation Electrical systems; GPS Receiver; Digital Correlator; ASIC; and FPGA
Statistics
Article View: 115
PDF Download: 179